插插视频网站/日本久久黄/国产97在线看/日韩免费福利

中文 English
當前位置:首頁>新聞資訊>最新資訊

2018年NCAP & Yole先進封裝及系統集成專題研討會演講主題新鮮出爐!

2018/05/18
  2018年6月20日-21日,華進和Yole將在無錫日航酒店攜手舉辦為期兩天的先進封裝及系統集成專題研討會,內容覆蓋封裝5大方向,包括:板級封裝、Fanout、系統級封裝、先進基板、以及3D封裝技術等等。會議將重點關注目前炙手可熱的應用,如5G、AI、汽車及存儲。

  自研討會發布以來,受到國內外行業同仁的廣泛關注。在華進和Yole的共同努力下,出席2018年研討會的演講嘉賓名單及演講內容已基本確定。


  注:除短訓班以外,研討會演講內容及順序請以最終發布的活動議程為準。

  同往屆相比,本次新增半天性價比超高的短訓班,特邀汪正平院士、日月光集團工程副總郭一凡博士和中科大林福江教授為大家分別作電子封裝技術及材料、高性能計算和先進封裝技術開發射頻IC設計封裝表征與建模的報告。如果你希望在最短的時間,掌握最精華的知識,請在注冊時選擇“研討會+短訓班”,早鳥打包價僅400歐元。

  本次活動僅支持在線報名;注冊平臺現已開放,5月20日前注冊可享受早鳥價,歡迎大家報名!研討會議程將于下周發布,請關注華進微信公眾號(NCAP-CN)或官網(www.amcbg.com)獲取最新信息。

掃一掃關注


  會議注冊平臺鏈接:www.eiseverywhere.com/ereg/index.php?eventid=332224&

  會議網站:NCAP & Yole Symposium


  此外,本次活動的贊助商計劃正在熱銷中,如您希望借此平臺進行企業推廣,歡迎咨詢。

贊助商計劃(完整內容請以英文資料為準)


附:短訓班講師介紹及講座摘要

1.Electronic Packaging Technology and Materials

● Abstract:Polymers andnanocomposites are widely used in electronic and photonic packaging asadhesives, encapsulants, insulators, dielectrics, molding compounds andconducting elements for interconnects. These materials also play a criticalrole in the recent advances of low-cost, high performance novel No FlowUnderfills, Reworkable Underfills for Ball Grid Array (BGA), Chip ScalePackaging (CSP), System in a Package (SIP), Direct Chip Attach (DCA), Flip-Chip(FC), Paper-thin IC and 3D Packaging, Conductive Adhesives (both ICA and ACA),Embedded Passives (high K polymer composites), nano particles andnanofunctional materials such as CNTs, graphenes. It is imperative that bothmaterial suppliers, formulators and their users have a thorough understandingof polymeric materials and the recent advances on nano materials and theirimportance in the advances of the electronic packaging and interconnecttechnologies.

● About the speaker:Prof. Wongis a Regents’ Professor and the Charles Smithgall Institute Endowed Chair atthe School of Materials Science and Engineering, Georgia Institute ofTechnology (GT) and is the Dean of the Faculty of Engineering School, CityUniversity of Hong Kong (CUHK). He is also the team leader of the Guangdong Innovation Team for the Advanced Electronic PackagingMaterials (SIAT). Professor Wong has published widely with over 1000 technicalpapers and yielded fruitful research results and holds over 50 US patents.Professor Wong is considered an industry legend and has made significantcontributions to the industry by pioneering new materials, which fundamentallychanged the semiconductor packaging technology.

Professor Wong was awarded numerousinternational honors, such as being elected as AT&T Bell LaboratoriesFellow in 1992, the IEEE CPMT Society Outstanding Sustained TechnicalContributions Award in 1995, member of the US National Academy of Engineeringin 2000, the IEEE Third Millennium Medal in 2000, the IEEE EAB Education Awardin 2001, the IEEE CPMT Society Exceptional Technical Contributions Award in2002, the Georgia Tech Class 1934 Distinguished Professor Award in 2004, namedholder of the Charles Smithgall Chair (one of the two GT Institute Chairs) in2005, the GT Outstanding PhD Thesis Advisor Award, the IEEE Components,Packaging and Manufacturing Technology Field Award in 2006, the Sigma Xi’sMonie Ferst Award in 2007, the Society of Manufacturing Engineers’ TotalExcellence in Electronic Manufacturing Award in 2008 and the IEEE CPMT DavidFeldman Award in 2009 and Dresden Barkhausen Award in 2012. He has recentlyreceived the Pennsylvania State University Outstanding Science Alumni Award.

 

2. HPC and AdvancedPackaging Technology Development

●  Abstract: In recent development of semiconductor technologies, it isbecoming more and more clear that the AI, typically presented by the cloudcomputations, autonomous vehicles and neural networks, will be the next majorarea of applications.  One of the keycharacteristics of the AI applications is that it demands for high speed andextensive computation power.  However,since the Moore’s Law is approachingits limit and the IC performance improvement by scaling will slow downeventually, using packaging technology to enhance the IC performance becomesurgent and important. In this presentation, the evolution of packagingtechnologies in high speed applications is introduces. Several advancedpackaging platforms and their design and process challenges are presented. Newand potential packaging solutions and development progress are discussed.

● About thespeaker: Yifan Guo is a Vice President ofEngineering in ASE Group.  In past 30years, he has taken positions as Professors and Adjunct Professors at VirginiaTech, State University of New York at Binghamton and University of Californiaat Irvine. He has also worked for IBM, Motorola, Skyworks, ASE, and heldpositions from middle to high level management in charges of R/D, engineeringand operation. He has published 7 book chapters, 9 patents and more than 50refereed journal papers. Yifan Guo got his Ph.D degree from Engineering Scienceand Mechanics (ESM) Department at Virginia Tech. and MBA degree from School ofBusiness at University of Redlands in California.

 

3. Accurate PackageCharacterization and Modeling for RFIC Design

● Abstract: Packages have great impacts on RFIC and high-speed IC performancefor both bond-wire and package lead. They should be accurately characterizedand modeled preferably in an equivalent circuit (EQC) model, so that they canbe co-simulated for a reliable RFIC design. Although EM simulation is nowwidely used, it should be verified by practical measurement. This lecture willtalk about experimental technique for accurate package modeling including fullL and C matrix, as well as ground inductance based on VNA technique using RFprobe station. Advanced EQC models are developed for RFIC design which havebeen proven for first-pass succss in packaged IC testing.

● About thespeaker: Fujiang Lin received the BSEE and MSEEdegrees from USTC, Hefei, China, and the Dr.-Ing. degree in MMIC from theUniversity of Kassel, Germany. Dr. Lin has been the “Chinese K-Talent Program”full time professor at USTC since 2010. He established the USTCMicro/nano-Elecronic System Integration R&D Center (MESIC) focusing onadvanced nanotech devices modeling and IC design. Prior returning back USTC,Dr. Lin worked as SMTS and PI in the Institute of Microelectronics, A*STAR,Singapore; as adjunct Associate Professor at NUS; as Director in CHRT (nowGlobalFoundries), as Technical Director at HP/Agilent (now Keysight) EEsof; asfounder and CEO of Transilica Singapore. Professor Lin has extensive hand-onand multi-discipline experiences and knowledge in advancedmicro-/nano-electronics technologies, RF modeling for MMIC/RFIC and Packages,as well as the related integrated circuits and system design.